



200-V Half-Bridge Driver

Features

- I_{O+} / I_{O-} of 290 mA / 600 mA typical gate current
- Gate drive voltage up to 20 V per channel
- Independent under-voltage lockout for V_{CC}, V_{BS}
- 3.3 V, 5 V, 15 V input logic compatible
- Tolerant to negative transient voltage
- Designed for use with bootstrap power supplies
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- Internal set dead-time
- · High-side output in phase with HIN input
- Low-side output out of phase with LIN input
- -40 °C to 125 °C operating range
- 2 kV HBM ESD
- RoHS compliant

Product Summary

V _{OFFSET}	≤ 200 V
V _{OUT}	10 V – 20 V
I _{O+} & I _{O-} (typ.)	290 mA & 600 mA
t _{ON} & t _{OFF} (typ.)	160 ns & 150 ns
Dead-time (typ.)	520 ns

Description

The IRS2007S is a high voltage, high speed power MOSFET driver with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 200 V. Propagation delays are matched to simplify the HVIC's use in high frequency applications.

Package Options




Typical Applications

- Battery operated power tools
- Battery operated garden equipment
- Light electric vehicles (e-bikes, e-scooters, e-toys)
- Wireless Charging
- Other general battery driven applications

Door Dord Number	Deelsene Tyme	Standar	d Pack	Orderskie Dert Normber	
Base Part Number	Package Type	Form	Quantity	Orderable Part Number	
IRS2007SPBF 8-Lead SOIC		Tube/Bulk	95	IRS2007SPBF	
		Tape and Reel	2500	IRS2007STRPBF	



Typical Connection Diagram



(Refer to Lead Assignments for correct pin configuration). This diagram shows electrical connections only. Please refer tour Application Notes & Design Tips for proper circuit board layout.



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
V _{CC}	Low side supply voltage		-0.3	25 [†]	
V _{IN}	Logic input voltage (HIN & LIN)		COM - 0.3	$V_{CC} + 0.3$	
V_{B}	High-side floating well supply voltage		-0.3	225	
Vs	High-side floating well supply return v	/oltage	V _B - 25	V _B + 0.3	V
V _{HO}	Floating gate drive output voltage		V _S - 0.3	V _B + 0.3	
V _{LO}	Low-side output voltage	Low-side output voltage			
COM	Power ground	Power ground			
dV _S /dt	Allowable V _S offset supply transient r	elative to COM	_	50	V/ns
P _D	Package power dissipation @ T _A ≤ +25 °C	Package power dissipation 8-l ead SOIC		0.625	W
Rth _{JA}	Thermal resistance, junction to ambient 8-Lead SOIC		_	200	°C/W
TJ	Junction temperature		_	150	
T _S	Storage temperature		-55	150	٥C
T_L	Lead temperature (soldering, 10 second	onds)		300	

[†] All supplies are tested at 25 V.

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The offset rating is tested with supplies of $(V_{CC} - COM) = (V_B - V_S) = 15 \text{ V}$.

Symbol	Definition	Min	Max	Units
V _{CC}	Low-side supply voltage	10	20	
V _{IN}	Logic input voltage(HIN & LIN)	0	V _{cc}	
V_{B}	High-side floating well supply voltage	V _S + 10	V _S + 20	
Vs	High-side floating well supply offset voltage [†]	COM - 8 [†]	200	V
V _{HO}	Floating gate drive output voltage	Vs	V _B	
V_{LO}	Low-side output voltage	COM	V _{cc}	
T _A	Ambient temperature	-40	125	°C

[†] Logic operation for VS of -8 V to 200 V. Logic state held for V_S of -8 V to $-V_{BS}$. Please refer to Design Tip DT97-3 for more details.



Static Electrical Characteristics

 $(V_{CC} - COM) = (V_B - V_S) = 15V$. $T_A = 25$ °C unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to respective V_S and COM and are applicable to the respective output leads HO or LO. The V_{CCUV} parameters are referenced to COM. The V_{BSUV} parameters referenced to V_S . Output Current Direction is defined as positive out of the pin and negative into the pin

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V _{BSUV+}	V _{BS} supply under voltage positive threshold	8.0	8.9	9.8		
V _{BSUV} -	V _{BS} supply under voltage negative threshold	7.4	8.2	9		
V _{BSUVHY}	V _{BS} supply under voltage hysteresis		0.7	_	V	
V _{CCUV+}	V _{CC} supply under voltage positive threshold	8.0	8.9	9.8	_ v	
V _{CCUV} -	V _{CC} supply under voltage negative threshold	7.4	8.2	9		
V _{CCUVHY}	V _{CC} supply under voltage hysteresis		0.7	_		
I_{LK}	High-side floating well offset supply leakage			50		$V_B = V_S = 200 \text{ V}$
I_{QBS}	Quiescent V _{BS} supply current		45	75	μΑ	All inputs are in the off state
I _{QCC}	Quiescent V _{CC} supply current	_	300	520		
V _{OH}	High level output voltage drop, V _{BIAS} -V _O	_	0.05	0.2	V	I _O = 2 mA
V_{OL}	Low level output voltage drop, V _O	_	0.02	0.1	V	-
I _{o+}	Output high short circuit pulsed current	200	290	_		$V_O = 0 \text{ V}, V_{IN} = V_{IH}$ PW \leq 10 \mus
₀₋	Output low short circuit pulsed current	420	600	_	mA	$V_O = 15 \text{ V},$ $V_{IN} = V_{IL}$ $PW \le 10 \mu\text{s}$
V _{IH}	Logic "1" (HIN) & Logic "0" (LIN) input voltage	2.5			V	\/ _10\/ 20\/
V _{IL}	Logic "0" (HIN) & Logic "1" (LIN) input voltage	_	_	0.8	V	V _{CC} =10 V - 20 V
I _{IN+}	Logic "1" Input bias current	_	3	10		$\frac{\text{HIN} = 5 \text{ V}}{\overline{\text{LIN}} = 0 \text{ V}}$
I _{IN-}	Logic "0" Input bias current	_	_	5	μΑ	HIN = 0 V LIN = 5 V


Dynamic Electrical Characteristics

 $V_{CC} = V_B = 15V$, $V_S = COM$, $T_A = 25$ °C, and $C_L = 1000 pF$ unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
t _{ON}	Turn-on propagation delay	_	160	220		
t _{OFF}	Turn-off propagation delay	_	150	220		
t _R	Turn-on rise time	_	70	170		
t _F	Turn-off fall time	_	30	90	ns	$V_S = 0 \text{ V or } 200 \text{ V}$
MT	Delay matching time (t _{ON} , t _{OFF})	_	_	50	110	
DT	Deadtime, LO turn-off to HO turn-on & HO turn-off to LO turn-on	400	520	650		
MDT	Deadtime matching = I DT _{LO-HO} – DT _{HO-LO} I		_	30		



Functional Block Diagram






Lead Definitions

Symbol	Description		
Vcc	Low-side and logic supply voltage		
VB	High-side gate drive floating supply		
VS	High voltage floating supply return		
HIN	Logic inputs for high-side gate driver output (HO), in phase		
LIN	Logic inputs for low-side gate driver output (LO), out of phase		
НО	High-side driver output		
LO	Low-side driver output		
COM	Low-side gate drive return		

Lead Assignments





Application Information and Additional Details





Figure 1. Input/Output Timing Diagram






Figure 2. Switching Time Waveform Definitions

50% HIN LIN HO LO DTHO-LO 90%

Figure 3. Deadtime Waveform Definitions

MDT= | DTLO-HO-DTHO-LO |

www.infineon.com

Rev 1.0 2017-09-1



Parameters trend with different temperature and voltage bias. (Fig. 4 ~ Fig. 20)




Figure 4A. Turn-On Time vs. Temperature




Figure 4C. Turn-On Time vs. Input Voltage




Figure 5B. Turn-Off Time vs. Supply Voltage




Figure 4B. Turn-On Time vs. Supply Voltage




Figure 5A. Turn-Off Time vs. Temperature




Figure 5C. Turn-Off Time vs. Input Voltage






Figure 6A. Turn-On Rise Time vs. Temperature




Figure 7A. Turn-Off Fall Time vs. Temperature




Figure 8A. Deadtime vs. Temperature




Figure 6B. Turn-On Rise Time vs. Voltage




Figure 7B. Turn-Off Fall Time vs. Voltage




Figure 8A. Deadtime vs. Supply Voltage






Figure 9A. Logic "1"(HIN) & Logic "0"(LIN) Input Voltage vs. Temperature




Figure 10A. Logic "0"(HIN) & Logic "1"(LIN) Input Voltage vs. Temperature




Figure 11A. High Level Output Voltage vs. Temperature




Figure 9B. Logic "1"(HIN) & Logic "0"(LIN) Input Voltage vs. Supply Voltage




Figure 10B. Logic "0"(HIN) & Logic "1"(LIN) Input Voltage vs. Supply Voltage




Figure 11B. High Level Output Voltage vs. Supply Voltage






Figure 12A. Low Level Output Voltage vs. Temperature




Figure 13A. Offset Supply Current vs. Temperature




Figure 14A. V_{BS} Supply Current vs. Temperature




Figure 12B. Low Level Output Voltage vs. Supply Voltage




Figure 13B. Offset Supply Current vs. Boost Voltage





Figure 14B. V_{BS} Supply Current vs. Supply Voltage





Typ.

1000

Max.


Typ.

10 12 14 16 18 20

V_{CC} Supply Voltage (V)

Figure 15A. V_{CC} Supply Current vs. Temperature

Figure 15B. V_{CC} Supply Current vs. Supply Voltage







Figure 16A. Logic "1" Input Current vs. Temperature

Figure 16B. Logic "1" Input Current vs. Supply Voltage






Figure 17A. Logic "0" Input Bias Current vs.
Temperature

Figure 17B. Logic "0" Input Bias Current Supply Voltage






Figure 18A. V_{CC}\V_{BS} Under-voltage Threshold(+) vs. Temperature




Figure 19A. Output Source Current vs. Temperature




Figure 20A. Output Sink Current vs. Temperature




Figure 18B. V_{CC}\V_{BS} Under-voltage Threshold(-) vs. Temperature




Figure 19B. Output Source Current vs. Supply Voltage





Figure 20B. Output Sink Current vs. Supply Voltage




Package Details: 8-Lead SOIC






Tape and Reel Details: 8-Lead SOIC



CARRIER TAPE DIMENSION FOR 8SOICN

	Metric		Imperial	
Code	Min	Max	Min	Max
Α	7.90	8.10	0.311	0.318
В	3.90	4.10	0.153	0.161
С	11.70	12.30	0.46	0.484
D	5.45	5.55	0.214	0.218
E	6.30	6.50	0.248	0.255
F	5.10	5.30	0.200	0.208
G	1.50	n/a	0.059	n/a
Н	1.50	1.60	0.059	0.062




REEL DIMENSIONS FOR 8SOICN

	Metric		Imperial	
Code	Min	Max	Min	Max
Α	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
Н	12.40	14.40	0.488	0.566



Part Marking Information



8-Lead SOIC8 IRS2007SPBF



Qualification Information[†]

Qualification Level		Industrial ^{††}			
		Comments: This family of ICs has passed JEDEC's Industrial qualification. Consumer qualification level is granted by extension of the higher Industrial level.			
Moisture Sensitivit	y Level	8 Lead SOIC MSL2 ^{†††} , 260°C (per IPC/JEDEC J-STD-0			
ESD	ESD Human Body Model Machine Model		Class 2 (per JEDEC standard JESD22-A114)		
230			Class A (per EIA/JEDEC standard EIA/JESD22-A115)		
IC Latch-Up Test		Class I			
To Lateri-op Test		(per JESD78)			
RoHS Compliant		Yes			

- † Higher qualification ratings may be available should the user have such requirements. Please contact your Infineon sales representative for further information.
- †† Higher MSL ratings may be available for the specific package types listed here. Please contact your Infineon sales representative for further information.



Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2017 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.